Research

Paper

TESTING March 18, 2026

Design and First Results of COFFEE3: A 55nm HVCMOS Pixel Sensor Prototype for High-Energy Physics Applications

Authors

Xiaomin Wei, Zijun Xu, Weiguo Lu, Yang Zhou, Zhan Shi, Leyi Li, Xiaoxu Zhang, Pengxu Li, Jianpeng Deng, Yang Chen, Yujie Wang, Zhiyu Xiang, Mei Zhao, Cheng Zeng, Mengke Cai, Boxin Wang, Yuman Cai, Bingchen Yan, Anqi Wang, Yu Zhao, Zexuan Zhao, Zheng Wei, Huimin Wu, Ruiguang Zhao, Hongbo Zhu, Yongcai Hu, Jianchun Wang, Yiming Li

Abstract

Motivated by the stringent requirements of the Upstream Pixel (UP) tracker in the LHCb Upgrade II and the Inner Tracking detector (ITK) of the Circular Electron Positron Collider, the COFFEE series of pixel sensor chips have been developed using a 55nm High-Voltage CMOS (HVCMOS) process. The primary objective is to achieve a time resolution of a few nanoseconds under a hit density of up to 100 MHz/cm$^2$, while maintaining fine spatial resolution ($\sim$10 $μ$m) and reasonable power consumption ($<$200 mW/cm$^2$). Building on the process validation of the COFFEE2 prototype, this work presents the design and preliminary test results of COFFEE3-a prototype integrating two distinct readout architectures. Architecture 1, tailored for the current triple-well process, adopts NMOS-only in-pixel circuitry and innovative column-level readout to handle high hit densities. The time walk of pixel-level signal is controlled within 10 ns, and the Time of Arrival (TOA) and Time over Threshold (TOT) are measured with a system clock with the period of 25 ns in peripheral circuits. Architecture 2, developed for future possible processes with p-type buried layer isolation, features pixel-level time measurement and storage. A chip-level Time-to-Digital Converter (TDC) is used and the part of Voltage-Controlled Delay Line (VCDL) is copied in each pixel to get a high time resolution. The TOA resolution is estimated to be 4.2 ns and the TOT resolution 8.4 ns. COFFEE3, with a layout size of 3$\times$4 mm$^2$, was manufactured and has undergone preliminary tests. Charge injection tests for analog circuits, and laser tests for full readout chains, confirm that both architectures operate as expected. Next step work will focus on characterizing key performance such as the timing resolution, radiation hardness, and tracking performance of minimum ionising particles.

Metadata

arXiv ID: 2603.17346
Provider: ARXIV
Primary Category: physics.ins-det
Published: 2026-03-18
Fetched: 2026-03-19 06:01

Related papers

Raw Data (Debug)
{
  "raw_xml": "<entry>\n    <id>http://arxiv.org/abs/2603.17346v1</id>\n    <title>Design and First Results of COFFEE3: A 55nm HVCMOS Pixel Sensor Prototype for High-Energy Physics Applications</title>\n    <updated>2026-03-18T04:16:37Z</updated>\n    <link href='https://arxiv.org/abs/2603.17346v1' rel='alternate' type='text/html'/>\n    <link href='https://arxiv.org/pdf/2603.17346v1' rel='related' title='pdf' type='application/pdf'/>\n    <summary>Motivated by the stringent requirements of the Upstream Pixel (UP) tracker in the LHCb Upgrade II and the Inner Tracking detector (ITK) of the Circular Electron Positron Collider, the COFFEE series of pixel sensor chips have been developed using a 55nm High-Voltage CMOS (HVCMOS) process. The primary objective is to achieve a time resolution of a few nanoseconds under a hit density of up to 100 MHz/cm$^2$, while maintaining fine spatial resolution ($\\sim$10 $μ$m) and reasonable power consumption ($&lt;$200 mW/cm$^2$). Building on the process validation of the COFFEE2 prototype, this work presents the design and preliminary test results of COFFEE3-a prototype integrating two distinct readout architectures. Architecture 1, tailored for the current triple-well process, adopts NMOS-only in-pixel circuitry and innovative column-level readout to handle high hit densities. The time walk of pixel-level signal is controlled within 10 ns, and the Time of Arrival (TOA) and Time over Threshold (TOT) are measured with a system clock with the period of 25 ns in peripheral circuits. Architecture 2, developed for future possible processes with p-type buried layer isolation, features pixel-level time measurement and storage. A chip-level Time-to-Digital Converter (TDC) is used and the part of Voltage-Controlled Delay Line (VCDL) is copied in each pixel to get a high time resolution. The TOA resolution is estimated to be 4.2 ns and the TOT resolution 8.4 ns. COFFEE3, with a layout size of 3$\\times$4 mm$^2$, was manufactured and has undergone preliminary tests. Charge injection tests for analog circuits, and laser tests for full readout chains, confirm that both architectures operate as expected. Next step work will focus on characterizing key performance such as the timing resolution, radiation hardness, and tracking performance of minimum ionising particles.</summary>\n    <category scheme='http://arxiv.org/schemas/atom' term='physics.ins-det'/>\n    <published>2026-03-18T04:16:37Z</published>\n    <arxiv:primary_category term='physics.ins-det'/>\n    <author>\n      <name>Xiaomin Wei</name>\n    </author>\n    <author>\n      <name>Zijun Xu</name>\n    </author>\n    <author>\n      <name>Weiguo Lu</name>\n    </author>\n    <author>\n      <name>Yang Zhou</name>\n    </author>\n    <author>\n      <name>Zhan Shi</name>\n    </author>\n    <author>\n      <name>Leyi Li</name>\n    </author>\n    <author>\n      <name>Xiaoxu Zhang</name>\n    </author>\n    <author>\n      <name>Pengxu Li</name>\n    </author>\n    <author>\n      <name>Jianpeng Deng</name>\n    </author>\n    <author>\n      <name>Yang Chen</name>\n    </author>\n    <author>\n      <name>Yujie Wang</name>\n    </author>\n    <author>\n      <name>Zhiyu Xiang</name>\n    </author>\n    <author>\n      <name>Mei Zhao</name>\n    </author>\n    <author>\n      <name>Cheng Zeng</name>\n    </author>\n    <author>\n      <name>Mengke Cai</name>\n    </author>\n    <author>\n      <name>Boxin Wang</name>\n    </author>\n    <author>\n      <name>Yuman Cai</name>\n    </author>\n    <author>\n      <name>Bingchen Yan</name>\n    </author>\n    <author>\n      <name>Anqi Wang</name>\n    </author>\n    <author>\n      <name>Yu Zhao</name>\n    </author>\n    <author>\n      <name>Zexuan Zhao</name>\n    </author>\n    <author>\n      <name>Zheng Wei</name>\n    </author>\n    <author>\n      <name>Huimin Wu</name>\n    </author>\n    <author>\n      <name>Ruiguang Zhao</name>\n    </author>\n    <author>\n      <name>Hongbo Zhu</name>\n    </author>\n    <author>\n      <name>Yongcai Hu</name>\n    </author>\n    <author>\n      <name>Jianchun Wang</name>\n    </author>\n    <author>\n      <name>Yiming Li</name>\n    </author>\n  </entry>"
}