Research

Paper

TESTING February 20, 2026

Toward Automated Virtual Electronic Control Unit (ECU) Twins for Shift-Left Automotive Software Testing

Authors

Sebastian Dingler, Frederik Boenke

Abstract

Automotive software increasingly outpaces hardware availability, forcing late integration and expensive hardware-in-the-loop (HiL) bottlenecks. The InnoRegioChallenge project investigated whether a virtual test and integration environment can reproduce electronic control unit (ECU) behavior early enough to run real software binaries before physical hardware exists. We report a prototype that generates instruction-accurate processor models in SystemC/TLM~2.0 using an agentic, feedback-driven workflow coupled to a reference simulator via the GNU Debugger (GDB). The results indicate that the most critical technical risk -- CPU behavioral fidelity -- can be reduced through automated differential testing and iterative model correction. We summarize the architecture, the agentic modeling loop, and project outcomes, and we extrapolate plausible technical details consistent with the reported qualitative findings. While cloud-scale deployment and full toolchain integration remain future work, the prototype demonstrates a viable shift-left path for virtual ECU twins, enabling reproducible tests, non-intrusive tracing, and fault-injection campaigns aligned with safety standards.

Metadata

arXiv ID: 2602.18142
Provider: ARXIV
Primary Category: cs.SE
Published: 2026-02-20
Fetched: 2026-02-23 05:33

Related papers

Raw Data (Debug)
{
  "raw_xml": "<entry>\n    <id>http://arxiv.org/abs/2602.18142v1</id>\n    <title>Toward Automated Virtual Electronic Control Unit (ECU) Twins for Shift-Left Automotive Software Testing</title>\n    <updated>2026-02-20T11:03:46Z</updated>\n    <link href='https://arxiv.org/abs/2602.18142v1' rel='alternate' type='text/html'/>\n    <link href='https://arxiv.org/pdf/2602.18142v1' rel='related' title='pdf' type='application/pdf'/>\n    <summary>Automotive software increasingly outpaces hardware availability, forcing late integration and expensive hardware-in-the-loop (HiL) bottlenecks. The InnoRegioChallenge project investigated whether a virtual test and integration environment can reproduce electronic control unit (ECU) behavior early enough to run real software binaries before physical hardware exists. We report a prototype that generates instruction-accurate processor models in SystemC/TLM~2.0 using an agentic, feedback-driven workflow coupled to a reference simulator via the GNU Debugger (GDB). The results indicate that the most critical technical risk -- CPU behavioral fidelity -- can be reduced through automated differential testing and iterative model correction. We summarize the architecture, the agentic modeling loop, and project outcomes, and we extrapolate plausible technical details consistent with the reported qualitative findings. While cloud-scale deployment and full toolchain integration remain future work, the prototype demonstrates a viable shift-left path for virtual ECU twins, enabling reproducible tests, non-intrusive tracing, and fault-injection campaigns aligned with safety standards.</summary>\n    <category scheme='http://arxiv.org/schemas/atom' term='cs.SE'/>\n    <published>2026-02-20T11:03:46Z</published>\n    <arxiv:primary_category term='cs.SE'/>\n    <author>\n      <name>Sebastian Dingler</name>\n    </author>\n    <author>\n      <name>Frederik Boenke</name>\n    </author>\n  </entry>"
}