Paper
Graphene FET Process and Analysis Optimization in 200 mm Pilot Line Environment
Authors
Anton Murros, Miika Soikkeli, Anni Virta, Arantxa Maestre, Leire Morillo, Alba Centeno, Amaia Zurutuza, Olli-Pekka Kilpi
Abstract
The maturity of the chemical vapor deposition graphene-based device processing has increased from chip level demonstrations to wafer-scale fabrication in the past few years. Due to this wafer-scale, electrical characterization and analysis of the fabricated devices has become increasingly important to enable extraction of multiple parameters with minimal number of measurements for the quality control purposes critical for industrial uptake of 2D materials-based devices. As a crucial step, we demonstrate optimization of complementary metal-oxide semiconductor (CMOS) back-end-of-line (BEOL) compatible graphene field-effect transistor (GFET) fabrication and analysis including the gate stack, bottom contact, graphene patterning and encapsulation process steps. The analysis methods include atomic force microscopy, scanning electron microscopy and most importantly electrical characterization. The electrical characterization focuses on comparing different test structures and extraction methods for mobility, contact resistance, IV-curve hysteresis and doping parameters. The comparison shows that the selected measurement test structures and analysis methods can have a large impact on the extracted values and should thus be considered when comparing data sets between different sources. The analysis shows that the optimized process offers high device yield of 98 % with good doping uniformity, contact resistance and mobility as well as low IV-curve hysteresis values on 200 mm wafers.
Metadata
Related papers
Fractal universe and quantum gravity made simple
Fabio Briscese, Gianluca Calcagni • 2026-03-25
POLY-SIM: Polyglot Speaker Identification with Missing Modality Grand Challenge 2026 Evaluation Plan
Marta Moscati, Muhammad Saad Saeed, Marina Zanoni, Mubashir Noman, Rohan Kuma... • 2026-03-25
LensWalk: Agentic Video Understanding by Planning How You See in Videos
Keliang Li, Yansong Li, Hongze Shen, Mengdi Liu, Hong Chang, Shiguang Shan • 2026-03-25
Orientation Reconstruction of Proteins using Coulomb Explosions
Tomas André, Alfredo Bellisario, Nicusor Timneanu, Carl Caleman • 2026-03-25
The role of spatial context and multitask learning in the detection of organic and conventional farming systems based on Sentinel-2 time series
Jan Hemmerling, Marcel Schwieder, Philippe Rufin, Leon-Friedrich Thomas, Mire... • 2026-03-25
Raw Data (Debug)
{
"raw_xml": "<entry>\n <id>http://arxiv.org/abs/2602.17135v1</id>\n <title>Graphene FET Process and Analysis Optimization in 200 mm Pilot Line Environment</title>\n <updated>2026-02-19T07:14:59Z</updated>\n <link href='https://arxiv.org/abs/2602.17135v1' rel='alternate' type='text/html'/>\n <link href='https://arxiv.org/pdf/2602.17135v1' rel='related' title='pdf' type='application/pdf'/>\n <summary>The maturity of the chemical vapor deposition graphene-based device processing has increased from chip level demonstrations to wafer-scale fabrication in the past few years. Due to this wafer-scale, electrical characterization and analysis of the fabricated devices has become increasingly important to enable extraction of multiple parameters with minimal number of measurements for the quality control purposes critical for industrial uptake of 2D materials-based devices. As a crucial step, we demonstrate optimization of complementary metal-oxide semiconductor (CMOS) back-end-of-line (BEOL) compatible graphene field-effect transistor (GFET) fabrication and analysis including the gate stack, bottom contact, graphene patterning and encapsulation process steps. The analysis methods include atomic force microscopy, scanning electron microscopy and most importantly electrical characterization. The electrical characterization focuses on comparing different test structures and extraction methods for mobility, contact resistance, IV-curve hysteresis and doping parameters. The comparison shows that the selected measurement test structures and analysis methods can have a large impact on the extracted values and should thus be considered when comparing data sets between different sources. The analysis shows that the optimized process offers high device yield of 98 % with good doping uniformity, contact resistance and mobility as well as low IV-curve hysteresis values on 200 mm wafers.</summary>\n <category scheme='http://arxiv.org/schemas/atom' term='cond-mat.mes-hall'/>\n <published>2026-02-19T07:14:59Z</published>\n <arxiv:primary_category term='cond-mat.mes-hall'/>\n <author>\n <name>Anton Murros</name>\n </author>\n <author>\n <name>Miika Soikkeli</name>\n </author>\n <author>\n <name>Anni Virta</name>\n </author>\n <author>\n <name>Arantxa Maestre</name>\n </author>\n <author>\n <name>Leire Morillo</name>\n </author>\n <author>\n <name>Alba Centeno</name>\n </author>\n <author>\n <name>Amaia Zurutuza</name>\n </author>\n <author>\n <name>Olli-Pekka Kilpi</name>\n </author>\n </entry>"
}